Scaling Up: The Validation of Empirically Derived Scheduling Rules on NVIDIA GPUs

Joshua Bakita

Department of Computer Science, University of North Carolina at Chapel Hill

14th Annual Workshop on Operating Systems Platforms for Embedded Real-Time (OSPERT), Session III

July 3rd 2018



Certifying Autonomy

- GPUs best fit size, weight, and power requirements
- Users want safety guarantees, but millions, or even billions of hours of road testing would be needed to achieve statistical meaning
- Formal (mathematical) guarantees cannot be made without understanding the hardware
- Central role of GPUs demands a solid understanding of them

Example GPU Platform: NVIDIA TX2



Anatomy of Autonomy





Anatomy of Autonomy





How do we enable GPU certification?

- Determine rules of behavior
- Rigorously validate rules



How do we enable GPU certification?

- Determine rules of behavior
 postulated in past research at UNC
- Rigorously validate rules



How do we enable GPU certification?

- Determine rules of behavior
 postulated in past research at UNC
- Rigorously validate rules X focus of my paper



Definitions

CUDA Thread Block: A group of GPU threads executing the same set of user-defined instructions in lockstep. This is the lowest-level GPU scheduling unit considered in the paper.

CUDA Kernel: A combination of instruction code and CUDA thread block specifications. Dispatched asynchronously by a user-space process.

CUDA Stream: A first-in-first-out (FIFO) work queue into which processes on the CPU can dispatch kernels.



Definitions

SM: A subdivision of an NVIDIA GPU. Single thread blocks cannot be split across multiple SMs.

EE (Execution Engine) Queue: A special internal queue of kernels that our past work has defined to exist between CUDA stream queues and the actual GPU (explained in later figure).



Limits of Empirical Observation



Previously Published Test [1]

Same Test, Different GPU Generation

[1] N. Otterness, M. Yang, T. Amert, J. Anderson, and F.D. Smith. Inferring the scheduling policies of an embedded CUDA GPU. In OSPERT '1

UNC-CS

Limits of Empirical Observation

Randomized Workload

	Stream 1 (Stream 3) Stream 3 (Stream 3)		
	Stream 2 (Stream 2)	Stream 4 (Stream 4)	
SM 12	K0:12 K0:0 K1:11 K3:8 K	K3: 11 K4: 2 K5: 16 K7: 11 K8: 15 K7: 20 K8 K8: 12 K9: 16	
SM 11		K3: 9 K4: 0 K5: 6 K5: 6 K8: 13 K9: 15	
SM 10	K0: 10 K0: 0 K1: 13 K1: 19 67-7 K2: 8 K7-7 K1: 17 K1: 18 K7-7 K2: 8 K7-7	(3: 1 × 3 × 5 × 5 × 5 × 5 × 5 × 5 × 5 × 5 × 5	
SM 9		K3K3: 1 K3: 1 K3:	
SM 8	K0:8 K0:6 K1:4 K1:4 K1:4 K1:4 K1:4 K1:4 K1:4 K1:4		
SM 7	K0: 7 K1: 10 K1: 16 K1: 10 K1:	K3: 2K5: 6K5: 2 K6: 7 K7: 4 K8: 2 K9: 5 K3: 2K5: 5K5: 2 K6: 17 K7: 4 20 28 K7: 9 1 K3: 3K3: 2K5: 5K5: 2 K6: 12 K5: 13 K7: 1 K6: 8 K9: 11	
SM 6	K0.6 K0.4 K1.4 28 K1.6 K9 44 4	K4: 4 K8: 7 K8: 9 K6: K6: K5: 12 K7: 16 K8: 5 K6: K8: 7 K8: 9 23	
SM 5	K0:5 K0:2 K1:5 K2:2 K0:5 K0:5 K1:2 K1	3K3: K5: 18K4: 3 K5: 20 K6: 21 K6: 21 K6: 20 K7: 8 K8: 8 K8: 8 K8: 6 K8: 7 K8: 7 K8	
SM 4	K0:4 K0:9 K1:15 K	K3: K4: K5: K6: K5: K2: K7: K8: K9: K9: K7: K9: K7: K9: K7: K9: K7:	
SM 3	K0:11 K1:12 K1:12 K1:12	K3: 2K5: 7K5: 2 K8: 0 K5: 15 K7: 0 K8: 0	
SM 2		K3: 13 K4: 6 K4: 6 K6: 2	
SM 1		K3: 13 K4: 9 K6: 2 K6: 8 K5: 7 K7: 18 K6: 2 K6: 19 A: 3: 43: 13 K4: 8 K6: 11 K6: 7 K7: 18 K6: 19 K8: 19 K9: 3	
SM 0	K0:0 K0:8 K1:9 L-1 K1:8 K1:4 K1:7 K	25 3K 3: 3K5 1 4K4:5 10 K6:22 K5:21 K7:9 K8:6 14 K8:18 K8:8	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			

Superhuman Scale

Autonomous validation of scheduling rules via state machine



Considered Events

Timestamps included in traces from GPU tests:

- Kernel launch start
- Kernel launch end
- Kernel end¹
- Thread block start
- Thread block end

¹ Pseudo-event; sometimes it is undesirable for a benchmark to perform a cudaStreamSyncronize to retrieve the actual end time. In those cases the tokenizer uses the end time of the last thread block of the kernel as a substitute.

UNC-CS



Results

- Postulated rules apply in simple tests on recent GPUs
- Older GPUs follow different rules
- Rules do not strictly apply in complex tests on recent GPUs
 - Clock jitter?

Validating: BLOCK_END (SM8/770) (K1/pri-0/stream-25524) (Multi-ker Validating: BLOCK_END (SM3/770) (K1/pri-0/stream-25524) (Multi-ker Validating: BLOCK_END (SM4/770) (K1/pri-0/stream-25524) (Multi-ker Validating: BLOCK_END (SM0/770) (K1/pri-0/stream-25524) (Multi-ker Validating: BLOCK_END (SM11/770) (K1/pri-0/stream-25524) (Multi-k Validating: BLOCK_START (SM5/376) (K2/pri-0/stream-25523) (Multi-Validating: BLOCK_START (SM5/376) (K2/pri-0/stream-25523) (Multi-Validating: BLOCK_START (SM6/376) (K2/pri-0/stream-25523) (Multi-Validating: BLOCK_END (SM3/770) (K1/pri-0/stream-25524) (Multi-ke Validating: BLOCK_END (SM7/770) (K1/pri-0/stream-25524) (Multi-ker Validating: BLOCK_END (SM4/770) (K1/pri-0/stream-25524) (Multi-ker Validating: BLOCK_START (SM8/376) (K2/pri-0/stream-25523) (Multi-Validating: BLOCK_START (SM8/376) (K2/pri-0/stream-25523) (Multi-Validating: BLOCK_START (SM5/376) (K2/pri-0/stream-25523) (Multi-Validating: BLOCK_START (SM11/376) (K2/pri-0/stream-25523) (Mult: Validating: BLOCK_START (SM0/376) (K2/pri-0/stream-25523) (Multi Validating: BLOCK_START (SM11/376) (K2/pri-0/stream-25523) (Multi Validating: BLOCK_START (SM5/376) (K2/pri-0/stream-25523) (Multi Validating: BLOCK_START (SM7/323) (K3/pri-0/stream-25525) (Multi Validation failed at timestamp 2.784003778: Block starting for



Different Rules in Effect



Previously Published Test [1]

Same Test, Different GPU Generation

[1] N. Otterness, M. Yang, T. Amert, J. Anderson, and F.D. Smith. Inferring the scheduling policies of an embedded CUDA GPU. In OSPERT '1

UNC-CS

Improper Ordering (Kepler)

Relevant Rules:

2017.

UNC-CS

- **G2**: "A kernel is enqueued on the EE queue when it reaches the head of its [CUDA] stream queue." [2]
- **G4**: "A kernel is dequeued from its [CUDA] stream queue once all of its blocks complete execution." [2]



[2] T. Amert, N. Otterness, M. Yang, J. Anderson, and F. D. Smith. GPU scheduling on the NVIDIA TX2: Hidden details revealed. In RTSS

Improper Ordering (Kepler)

New Rule:

G2 (Kepler): "A kernel is *dequeued from its stream queue* and enqueued on the EE queue when it reaches the head of its stream queue."

Kepler dates from 2012



Ordering Jitter (Newer GPUs)

Relevant Rules:

2017.

UNC-CS

G3: "A kernel at the head of the EE queue is dequeued from that queue once it becomes fully dispatched." [2, p. 5]

X1: "Only blocks of the kernel at the head of the EE queue are eligible to be assigned." [2, p. 6]



[2] T. Amert, N. Otterness, M. Yang, J. Anderson, and F. D. Smith. GPU scheduling on the NVIDIA TX2: Hidden details revealed. In RTSS

Ordering Jitter (Newer GPUs)

2.784003586: BLOCK_START (SM11/376) (K2/pri-0/stream-25523) (Multi-kernel submission: Stream 2) (SM5/376) (K2/pri-0/stream-25523) (Multi-kernel submission: Stream 2) <- Blocks of S2/K2 stop dispatch 2.784003618: BLOCK START (Multi-kernel submission: Stream 4) <- Blocks of S4/K3 begin dispatch (K3/pri-0/stream-BLOCK START 2.784003778: (SM7/323) (Multi-kernel submission: Stream 4) 2.784003778: BLOCK START (SM3/323)(K3/pri-0/stre (Multi-kernel submission: Stream 4) (K3/pri-0/strea 2.784003778: BLOCK START (SM4/323) (Multi-kernel submission: Stream ′pri-0/strea BLOCK START SM0/323BLOCK START (K3/pri-0/stre (Multi-kernel submission: (SM11/323) Stream (Multi-kernel submission: Stream 2.784003810: BLOCK START (K3/pri-0/strea (SM4/323) (Multi-kernel submission: Stream BLOCK START (SM0/323)'pri-0/stre **BLOCK START** (K3/pri-0/strea (Multi-kernel submission: Stream 4) (SM7/323)(Multi-kernel submission: Stream 2.784003842: BLOCK START (K3/pri-0/stre (SM8/323) BLOCK START ′pri-0/stre (Multi-kernel submission: Stream (SM3/323) (Multi-kernel submission: Stream BLOCK SM8/323 /pri-0/strea (Multi-kernel submission: BLOCK START (SM11/323)(K3/pri-0/str Strea BLOCK START /pri-0/strea (SM3/323) (Multi-kernel submission: Stream 2.784003874: BLOCK START (K3/pri-0/strea (SM0/323)(Multi-kernel submission: Stream 4) BLOCK START (K3/pri-0/stre (SM7/323)(K3/pri-0/stre (Multi-kernel submission: Stream BLOCK START (SM4/323)2 784003874(Multi-kernel submission: Stream BLOCK START SM4/323 ′pri-0/stre (Multi-kernel submission: Stream 'pri-0/strea SM7/323 (Multi-kernel submission: Stream 4) <- Blocks of S4/K3 finish dispatch BLOCK START 2.784003874: (K3/pri-0/stre (Multi-kernel submission: Stream 2) <- Block of S2/K2 dispatched 2.784004962: BLOCK_START (SM6/376) (K2/pri-0/stream-25523)

. . .

Future Work

- Investigate specific source of EE queue ordering jitter
 - Wall-clock distribution latency? (%%globaltimer)
 - Propagation latency?
 - Resource blocking?

2017.

UNC-CS

- Multiple EE queues?
- Expand framework to validate more rules
 - Only validates six of the sixteen rules [2] at present
- Automate random workload execution and validation cycles

[2] T. Amert, N. Otterness, M. Yang, J. Anderson, and F. D. Smith. GPU scheduling on the NVIDIA TX2: Hidden details revealed. In *RTSS*

Impacts

- Will eventually allow GM Research and other autonomous vehicle developers to more confidently build on our theoretical rules
- Allows quick validation of different NVIDIA GPUs, yielding more flexibility to developers and creating the ability to take real-time learnings from one generation to the next



Questions?

Works cited and thanks to:

- 1. N. Otterness, M. Yang, T. Amert, J. Anderson, and F.D. Smith. Inferring the scheduling policies of an embedded CUDA GPU. In OSPERT '17.
- 2. T. Amert, N. Otterness, M. Yang, J. Anderson, and F. D. Smith. GPU scheduling on the NVIDIA TX2: Hidden details revealed. In *RTSS* 2017.

