

Evaluating the Memory Subsystem of a Configurable Heterogeneous MPSoC



ILLINOIS

UNIVERSITY OF ILLINOIS AT URBANA-CHAMPAIGN

**Ayoosh Bansal
Rohan Tabish
Marco Caccamo**



Renato Mancuso



**UNIVERSITY OF
WATERLOO**


**Giovani Gracioli
Rodolfo Pellizzoni**

New Generation Real Time Platforms

Heterogenous Multi Core

Graphics Processors

Hardware Accelerators






Processing System (PS)



Programmable Logic (PL)



Real- Time Cores



Xilinx
ZCU102



Methodology

```
graph TD; Methodology --> Latency; Methodology --> Coherence; Methodology --> Contention;
```

Latency

Data Dependent Reads


Coherence

Simultaneous access on
Shared Data vs Private Data


Contention

Latency on Core 0 +
Read/Write Stress on others


Memory Read Latency



Multi Core Contention



Cache Coherence



Conclusions

Latency: PS DRAM < PL Block RAM < PL DRAM

PL DRAM Read Latency under Contention 5.3x increase

PL Block RAM Least affected by Contention, 1.8x

Coherence Effects 3.5x


Proposed architecture

Strong isolation

Hypervisor limits shared resource access

Cache Coloring to reduce LLC contention

PL BRAM as shared scratchpad



Thank You!



Questions?

Comments?

Suggestions?